Cache-coherent system
A cache-coherent system maintains consistent views of shared data across multiple caches or processing agents.
Latency
Cache coherence is the property that multiple caches maintain mutually consistent views of shared data.
- How it is used
- Uses coherence protocols to preserve a consistent shared-memory view across caches in multicore systems.
- How deep it goes
- Defines stale-data failure, explains write coordination, names MESI, and stops short of fully detailing all protocol states.
- Examples
- Uses per-core caches holding the same value and a 64-byte cache line to illustrate stale reads after a write.
- What you can do after
- Evaluate/understand why multicore programs avoid stale reads and why coherence introduces update latency.
Learn Concurrent Programming with Go
Cache coherence is the coordination of cached copies so that processors observe consistent values for shared memory locations.
- How it is used
- Coordinates cached copies so processors communicate reliably through shared memory.
- How deep it goes
- Explains cache updates, invalidation, write-back, and scaling limits without detailing complete modern protocols.
- Examples
- Uses two threads, bus update messages, stale cache copies, and a shared-variable update diagram.
- What you can do after
- Evaluate how processors obtain updated shared values when local cache copies become stale.
Read how Learn Concurrent Programming with Go explains cache-coherent system →
Related concepts
- MESIaddressed by · MESI is a cache-coherence protocol that assigns each cache line one of four states: Modified, Exclusive, Shared, or Invalid.
- consistencycontrasts with · Consistency is the property of related data, behavior, outputs, or states agreeing with one another or conforming to defined rules across relevant instances or operations.
- cache coherence protocolimplemented by · A cache coherence protocol is a set of rules that coordinates caches so copies of shared data are updated or invalidated consistently.
- write-back with invalidationincludes · Write-back with invalidation is a cache-coherence protocol that propagates an updated cached value and invalidates stale copies in other caches.
These guides are generated from the text of Manning books by Manning's knowledge graph and link to the sections they draw on. The full books are available on liveBook and at manning.com.